We propose an accurate and efficient model of having an unbalanced differential line structure, where mode-conversion and frequency dependent loss effects are considered in above the GHz frequency range. To extract model parameters of the proposed unbalanced differential line model, we measured s-parameters of test patterns using a 2-port VNA and defined a new type of mixed-mode s-parameter. The model parameters were obtained and are described for various types of the unbalanced differential line structures. Finally, the validity of the proposed model and the model parameters were successfully confirmed by a series of time-domain measurements and a lattice diagram analysis.
Introduction
As I/O data rate continues to increase, differential signaling schemes are expected to replace most of single-ended signaling schemes on PCBs for chip-to-chip links, because the differential signaling scheme has distinctive advantages in terms of signal integrity, power integrity, and electromagnetic interference (EMI) concerns [1] . First, the differential signal scheme rejects common-mode noise, injected or coupled from electromagnetic radiation and crosstalk [2] . In addition, a return current path is always guaranteed in the differential signal scheme [3] . Furthermore, the differential signaling schemes reduces EMI problems and improves timing margins [4] .
However, as the data rate enters the GHz range, crucial problems, such as mode-conversion and signal loss at the differential signal line increase significantly [5] . There may be minimal signal distortion, delay, and skew on carefully designed differential lines. However, an unbalanced structure in the differential interconnection on the PCB generates undesirable mode-conversion. The imbalance of the differential line may occur because of unacceptable uniformity of the PCB process [6] , mismatch of two trace lengths in a differential line [7] , or careless design of an adjacent or underneath ground plane. In the case of an unbalanced differential line, both the differential-mode signal and the commonmode signal are transmitted to the receiving port and are reflected to the transmitting port, even though a pure differential signal is sent from the output port of the I/O channel. The second problem associated with the high-speed differential line on the PCB is high frequency signal line loss. The signal line loss is caused by increased conductor loss and dielectric loss at the higher frequency range. Thus, it is very important to provide a precise and reliable differential line model that takes into account both mode-conversion and frequency dependent loss simultaneously in order to predict high-frequency I/O signal waveforms. In this paper, we propose an accurate and efficient model for the differential line structure, where the modeconversion and the frequency dependent loss effects are considered in the GHz frequency range. The proposed differential line model consists of two simplified separate SPICEtype distributed RLGC circuit models. Because the two traces in a differential line are unbalanced, the model parameters of each trace are slightly different according to the trace imbalance. We also have defined a new type of mixedmode s-parameter to enable convenient parameter processing and conversion.
The validity of the proposed model and the model parameters were successfully confirmed by a lattice diagram analysis, and by a series of time-domain measurements, including time domain reflectometry (TDR) measurement and time domain transmission (TDT) measurement.
Modified Mixed-Mode S-Parameter
The concept of the s-parameter was extended to differential interconnections and mixed-mode s-parameter was proposed in 1995 to describe wave propagations and reflections at the differential interconnections. The mixedmode s-parameter includes propagations and reflections of differential-mode, common-mode and mode-conversion response, where mode-conversion consists of differential to common (DTC) mode-conversion and common to differential (CTD) mode-conversion. It is obtained by the relationship between incident waves and reflected waves of the normalized differential-mode waves and common-mode waves, as described in Eq. (1) [8] ,
where a dmi and b dmi are the normalized differential-mode in- cident and reflected waves, respectively while a cmi and b cmi are the normalized common-mode incident and reflected waves, respectively as shown in Fig. 1 .
To create equivalent circuit model of an unbalanced differential line considering the mode-conversion, each trace of the unbalanced differential line is modeled separately. The existing mixed-mode s-parameter of Eq. (1) represents differential-mode, common-mode, and mode-conversion sparameters, respectively. However, in a real case, when a differential-mode signal is applied to the differential line, the differential-mode and the common-mode signals are returned and transmitted simultaneously by the modeconversion. Accordingly, we have modified the mixed-mode s-parameters to describe the differential-mode, the commonmode, and the mode-conversion simultaneously. As a consequence, the modified mixed-mode s-parameters represent the relation between the incident waves of the differentialmode (a dm1 , a dm2 ), the common-mode (a cm1 , a cm2 ) and the reflected waves at each port (b 1 , b 2 , b 3 and b 4 ).
The transformation can be developed by considering the relationships between the single-ended and mixed-mode reflected waves, which can be written as Eq. (2) .
We can obtain the modified mixed-mode s-parameters if the transformation, Eq. (2), is put in the mixed-mode sparameter form, such as in Eq. (3). The modified mixedmode s-parameter is shown in Eq. (4):
Each partition of the modified mixed-mode sparameter represents a two-by-four s-parameter submatrix. The partition labeled S id j is the relation between the differential-mode incident waves and the reflected waves to each ports of Fig. 1 , where i is the single ended port number, and j denotes the differential-mode or common-mode port number. For example, S 2d1 denotes the relation between the incident wave to the differential-mode port 1 and the reflected wave to the single ended port 2. S ic j is the relation between common-mode incident waves and reflected waves to each port. The modified mixed-mode s-parameter can consider differential-mode and common-mode simultaneously. For example, if S 3d1 and S 4d1 are written as Eq. (5), they means that the common-mode signal as well as the differential-mode signal are transmitted to the single-ended ports 3 and 4, even though a pure differential-mode signal is applied to the differential-mode port 1 of Fig. 1(a) .
As shown in Fig. 1(a) , the differential-mode ports are connected to single-ended ports 2 and 4 with a 180 degree out of phase with each other. Therefore, the phase difference appears in b 2 /a dm1 , b 4 /a dm1 , b 2 /a dm2 and b 4 /a dm2 . Finally, S 2d1 , S 2d2 , S 4d1 and S 4d2 of Eq. (4) should be multiplied by a −1 in order to remove the phase difference. For example, S 4d1 of Eq. (5) must be changed into Eq. (6).
Using the modified mixed-mode s-parameters, each trace of the differential line can be modeled separately as explained in the following section.
Proposed Modeling Procedure
The proposed modeling procedure is based on a 2-port sparameter measurement using a 2-port VNA. Using the modified mixed-mode s-parameters as explained in the previous chapter, the proposed differential line model can consider mode-conversion and frequency dependent loss. The proposed modeling procedure is shown in Fig. 2 .
First, we measure open and short-circuited differential line patterns using the 2-port VNA and a microprobe in order to perform accurate calibration and minimize undesirable parasitic elements for connectors and connector mount pads. It is difficult to embody perfect open and short-circuit patterns of the PCB due to the parasitic capacitance of the fringing field at the open end point and the parasitic inductance of the via for short-circuit pattern. Therefore, the parasitic capacitance and the parasitic inductance must be de-embedded. In order to de-embed the parasitic capacitance and inductance, two test patterns of open and shortcircuited differential lines are measured, as shown in Fig. 3 . The two open-ended differential line patterns have different line lengths, l1 and l2, respectively. Moreover, the two short-circuited differential line patterns also have different line lengths, l1 and l2.
In the following, the proposed modeling procedure is explained step-by step. First, four kinds of 2-port s-
, and [S ] S l2 ) can be obtained from measurements of each pattern using the 2-port VNA. The labeled O l1 and O l2 represent the open-ended differential line pattern, the lengths of which are l1 and l2, respectively. In the same way, the labeled S l1 and S l2 represent the short-circuited differential line patterns, the lengths of which are l1 and l2.
Because S dd11 and S cd11 of the mixed-mode sparameters can be represented by Eq. (7), an equation to represent the relation between the mixed-mode s-parameter and the standard s-parameter [8] , each measured 2-port sparameter is converted into differential-mode s-parameters (S dd11 O l1 , S dd11 O l2 , S dd11 S l1 and S dd11 S l2 ) and DTC mode-conversion s-parameters (S cd11 O l1 , S cd11 O l2 , S cd11 S l1 and S cd11 S l2 ) by Eq. (7).
Each mixed-mode s-parameter converted from the measured 2-port s-parameter can be used to induce the modified mixed-mode s-parameter, (
and S 2d1 S l2 ), by using Eq. (8) for S 1d1 and S 2d1 , which is derived from Eqs. (3) and (4). 
and Z in T 2 are the input impedance of traces 1 and 2 when the differential-mode signal is applied to the differential line formed by traces 1 and 2.
As shown in Fig. 4 , because the input impedance looking into each trace of the differential line at a distance l2 with the open load is Z in T 1 O l2 and Z in T 2 O l2 , the openended differential line with a line length of l1 is treated as a differential line with a line length of l1 − l2. Then, the input impedance of the open-ended differential line with a line length of l2 can be treated as load impedance. Similarly, for the short-circuited differential line pattern, the input impedance of the lower figure in Fig. 5 can be calculated by using Eqs. (12) and (13).
Because the input impedances of two open and shortcircuited differential line patterns are acquired from the measured 2-port s-parameters, the characteristic impedance and the propagation constant of each unbalanced trace can be derived from Eqs. (10), (11), (12), and (13). From Eqs. (10) and (12), we obtained the characteristic impedance, Z 0 T 1 and the propagation constant, γ T 1 for the trace 1 of the differential line. In addition, Z 0 T 2 and γ T 2 for the trace 2 of the differential line can also be derived from Eqs. (11) and (13). 
Then, we extract the equivalent circuit model parameters, resistance, conductance, inductance and capacitance per unit length of each trace in a differential line. As shown in Eqs. (14) and (15), the equivalent circuit model parameters of trace 1 and the trace 2 are obtained by using the characteristic impedance and propagation constant of each traces [9] .
We have created the equivalent circuit models of the differential line using the extracted equivalent circuit model parameters for each trace of the differential line. Finally, Fig. 6 presents the equivalent circuit model of the differential line considering the mode-conversion and the frequency dependent loss, which represents one section of a distributed SPICE-Type RLGC W-element. Because we have modeled the two traces of the differential line to reflect the structural imbalance of the differential line, the mode-conversion can be calculated. Moreover, because the resistance and the conductance of traces 1 and 2 are extracted by equations for the characteristic impedance and propagation constant, which are functions of frequency, we can include the frequency dependent loss effect.
The proposed model in Fig. 6 is applicable for the case of differential-mode propagation and DTC modeconversion. In order to extract the equivalent circuit model for the case of common-mode and CTD mode-conversion, S cc11 and S dc11 are used instead of S dd11 and S cd11 in the second step of the proposed modeling procedure as shown in Fig. 2 . S 1c1 and S 2c1 of the modified mixedmode s-parameter are obtained from S cc11 and S dc11 by using Eq. (16).
The modeling procedure is then repeated, and the equivalent circuit model taking into account the commonmode and the CTD mode-conversion is extracted. Moreover, if the equivalent circuit model, as shown in Fig. 6 is combined with the equivalent circuit model considering common-mode and CTD mode-conversion, the complete equivalent circuit model can be extracted.
Extracted Model Parameters
To demonstrate the proposed modeling procedure and equivalent circuit model, we fabricated unbalanced differential lines. Figure 7 shows the selected unbalanced differential line structures for the modeling and measurements. The first unbalanced structure (Test Vehicle I) has an unbal- anced trace width. W 1 is 250 µm and W 2 is 270 µm, 310 µm and 350 µm, respectively. In the second unbalanced structure (Test Vehicle II), the ground plane is located adjacent to a trace of the differential line. The gap between the signal trace and ground plane, G, is 100 µm, 200 µm, and 300 µm respectively. The ground plane underneath the third selected structure (Test Vehicle III) is partly removed and the distance between the center of the differential line and the edge of underneath ground, CE, is 0 µm, 100 µm, and 200 µm.
We extracted the equivalent circuit model parameters for three types of unbalanced differential lines based on the proposed modeling procedure, as shown in Table 1 .
In the Test Vehicles I and II, the inductance of trace 2 is decreased and the capacitance (C T 2 ) of trace 2 is increased in the circuit model of Fig. 6 because of the increased width (W 2 ) and the decreased gap (G) between trace 2 and the ground located near trace 2 in Fig. 7 . On the other hand, for Test Vehicle III, the inductance of trace 2 is increased and the capacitance of trace 2 is decreased because of the decreased distance (CE) between the center of the differential line and the edge of the underneath ground. The resistance (R T 1 , R T 2 ) is fitted by a function proportional to the square root of the frequency and the conductance (G T 1 , G T 2 ) is fitted by a function proportional to the frequency. The coefficients of the fitted functions are shown in table I, where we assume that the DC loss of the traces is zero.
Verification of Extracted Model Parameters
We verified the extracted model parameters using a lattice diagram analysis and TDR and TDT measurements. In particular, we measured the common-mode reflected and transmitted waveforms when a differential-mode voltage step pulse was applied to the unbalanced differential lines to substantiate DTC mode-conversion. When the differentialmode signal was applied to the differential-mode port 1 in Fig. 1 , the common-mode TDR waveform was measured as the sum of the reflected waves to single ended ports 1 and 2. Moreover, the common-mode TDT waveform was measured as the sum of the transmitted waves to single ended ports 3 and 4. The differential-mode voltage step pulse had a 35 ps rising time and a 480 mV differential-mode input voltage between trace 1 and trace 2. Before measuring the common-mode TDR and TDT converted from the differential-mode signal, we predicted the waveforms using a lattice diagram. The lattice diagram is a technique used to solve multiple reflections on a transmission line in a visual display. In practice, it is hard to predict the mode-conversion effect because the two traces in the unbalanced differential line have different characteristic impedance and different flight time. However, it was found that the common-mode TDR and TDT waveforms converted from the differentialmode signal can be estimated by the lattice diagram.
To predict the experiment results, we selected the unbalanced differential line shown in Fig. 8(a) , where the characteristic impedance of each trace is Z 0 T 1 and Z 0 T 2 , and the flight time from point A to point B of each trace is t d T 1 and 
The reflection coefficients at load are Γ L T 1 and Γ L T 2 and those at source are Γ S T 1 and Γ S T 2 . Each reflection coefficient was calculated using the equations shown in the box in Fig. 8(b) . When the source voltage changes form 0 V to +V and −V, the initial voltages on each trace, V i T 1 and V i T 2 , are determined by the voltage dividers
At this time a reflected component is generated with a magnitude of V i T 1 Γ L T 1 , which is added to the incident voltage V i T 1 , creating a total voltage at a load of Using the lattice diagram of Fig. 8(b) , the commonmode TDR and TDT waveforms converted from the differential-mode signal are calculated as shown in Figs. 9 and 10. TDR waveforms at point A of Fig. 8 of traces 1 and 2 are shown in Fig. 9(a) and the common-mode TDR waveform is obtained by the sum of two TDR waveforms of traces 1 and 2 in Fig. 9(b) . The common-mode TDR wave- Fig. 8(a) is 2∆t d .
The common-mode TDT waveform is also acquired by the sum of two TDT waveforms of traces 1 and 2 in Fig. 10(a) . As shown in Fig. 10(b) , the common-mode TDT waveform has a voltage level of a for ∆t d because the arrival times at point B of traces 1 and 2 have a difference of 
Finally, we measured the common-mode TDR and TDT waveforms when the differential-mode signal is applied to unbalanced differential lines (Test Vehicle I, II and III) in order to verify the proposed model and the lattice diagram analysis in Fig. 9 and Fig. 10 . Figure 11 shows the common-mode TDR and TDT waveforms of the unbalanced differential line that has different trace widths in Test Vehicle I. We obtained test results similar to the expected common-mode TDR and TDT waveforms from the lattice diagram. As the width of trace 2 increases, the imbalance of the differential line becomes higher and the amplitude of the common-mode TDR and TDT waveform also increases. In addition, common-mode TDR and TDT waveforms have a positive voltage because the characteristic impedance of trace 1 is larger than that of trace 2 and the velocity of trace 1 is greater than that of trace 2.
Figures 11(a) and (c) are the common-mode TDR and TDT waveforms using the proposed model and Figs. 11(b) and (d) are the measured common-mode TDR and TDT waveforms. The equivalent circuit model used for the simulation consists of multi-section of a SPICE-Type RLGC model extracted at Sect. 4 . This means that the modeconversion is generated uniformly along the differential line. However, it is not uniform on the test vehicles used for measurement because of the process variation. Although the common-mode TDR and TDT waveforms are not exactly identical, the maximum amplitude of the mode-conversion TDR and TDT waveforms simulated by the proposed model agrees well with the measured results. The maximum amplitude of common-mode TDR is 23.9 mV and that of common-mode TDT is 75.4 mV, when the width of trace 2 is 350 µm. This means that 4.98% and 15.71% of the 480 mV differential-mode input voltage is converted to the common- mode voltage. From these results, we can confirm that the common-mode voltage level suddenly increases because of the mode-conversion effect when the differential-mode signal arrives at the receiver. If it exceeds the common-mode sensing range of the receiver, the voltage margin decreases and the original signal can not be recovered. The proposed model predicts these effects and agrees well with the measurement result. Figure 12 shows the common-mode TDR and TDT waveforms for the unbalanced differential line of Test Vehicle II, which has a ground adjacent the trace 2. As the gap between the ground and trace 2 (G of Fig. 7 ) narrows, the characteristic impedance of trace 1 is increased and that of trace 2 is decreased because of the capacitance that exists in the gap between trace 2 and the ground. Moreover, the velocity of trace 1 is greater than that of trace 2. From these results, the amplitude of the common-mode TDR and TDT waveform increases and the voltage of the common-mode TDR and TDT waveforms is positive. 3.19% and 16.44% is changed into the common-mode maximally for Test Vehicle II, when the gap between trace 2 and the ground is 100 µm.
We also measured the common-mode TDR and TDT for Test Vehicle III of which the underneath ground plane is partly removed, as shown in Fig. 13 . In this case, because a part of ground of trace 2 disappears, the increase of inductance of trace 2 results in an increase of the characteristic impedance and a reduction of velocity. From these results, we obtained negative voltage TDR and TDT waveforms for Test Vehicle III, which are the inverse of the results of Test Vehicles I and II, because the characteristic impedance of trace 1 is larger than that of trace 2, and the flight time of trace 1 is greater than that of trace 2. In case of Test Vehicle III, the characteristic impedance of trace 1 is smaller than that of trace 2, and flight time of trace 1 is lower than that of We know that Test Vehicle III generates the largest modeconversion.
From these results, it is verified that the amplitude of the transmitted and reflected differential-to common-mode conversion voltage is increased as the imbalance of the differential line increases. The proposed model predicts these effects and agrees well with the measurement results. Moreover, the proposed model successfully estimates the modeconversion effects.
Conclusion
Using the proposed modeling method, we have successfully modeled, measured, and studied three types of unbalanced differential line structures representing typical cases structures in practical PCB designs. The unbalanced structures for this study include trace width mismatch and ground proximity mismatch. From the measurements and the analysis, it is verified that the line imbalance and the loss are well reflected by the proposed model. The proposed model and the model parameters were successfully verified by a lattice diagram analysis, and by DTC conversion TDR and TDT measurements.
The proposed model can be effectively used to estimate the impact on signal integrity by the line imbalance resulting from unwanted process uniformity variation or unavoidable design circumstances. In addition, it can also be used to minimize the risk at an initial PCB design. Furthermore, the model is helpful to understand and solve the source of signal integrity problems and to provide proper design solutions.
